MECL - definitie. Wat is MECL
Diclib.com
Online Woordenboek

Wat (wie) is MECL - definitie

HIGH-SPEED INTEGRATED CIRCUIT BIPOLAR TRANSISTOR LOGIC FAMILY
Emitter Coupled Logic; Positive emitter-coupled logic; Positive Referenced Emitter Coupled Logic; Emitter-Coupled Logic; Current switch emitter follower logic; Emitter coupled logic; Low Voltage Positive Emitter Coupled Logic; Positive Emitter Coupled Logic; Current steering logic; Low-voltage positive emitter-coupled logic; LVPECL; ECL signal; RSPECL; Positive-referenced emitter-coupled logic; Emitter-follower logic; Single-ended ECL; Single-ended emitter-coupled logic; Differential emitter-coupled logic; Differential ECL; SECL; DECL; Emitter-follower-coupled-switch; MECL; MECL I; MECL II; MECL III; Motorola ECL; Motorola ECL I; Motorola ECL II; Motorola ECL III; Motorola emitter-coupled logic

Emitter Coupled Logic         
(ECL) (Or "Current Mode Logic") A technology for building logic gates where the emitter of a transistor is used as the output rather than its collector. ECL has a propagation time of 0.5 - 2 ns (faster than TTL) and a power dissipation 3 - 10 times higher than TTL. (1994-11-09)

Wikipedia

Emitter-coupled logic

In electronics, emitter-coupled logic (ECL) is a high-speed integrated circuit bipolar transistor logic family. ECL uses an overdriven bipolar junction transistor (BJT) differential amplifier with single-ended input and limited emitter current to avoid the saturated (fully on) region of operation and its slow turn-off behavior. As the current is steered between two legs of an emitter-coupled pair, ECL is sometimes called current-steering logic (CSL),current-mode logic (CML) or current-switch emitter-follower (CSEF) logic.

In ECL, the transistors are never in saturation, the input and output voltages have a small swing (0.8 V), the input impedance is high and the output impedance is low. As a result, the transistors change states quickly, gate delays are low, and the fanout capability is high. In addition, the essentially constant current draw of the differential amplifiers minimises delays and glitches due to supply-line inductance and capacitance, and the complementary outputs decrease the propagation time of the whole circuit by reducing inverter count.

ECL's major disadvantage is that each gate continuously draws current, which means that it requires (and dissipates) significantly more power than those of other logic families, especially when quiescent.

The equivalent of emitter-coupled logic made from FETs is called source-coupled logic (SCFL).

A variation of ECL in which all signal paths and gate inputs are differential is known as differential current switch (DCS) logic.

Voorbeelden uit tekstcorpus voor MECL
1. Ltd. (MECL) and Sony Gulf FZE (SOGUL) was launched here Saturday night.